)							
			100665.0053US2		SERIAL NO. 10/040,118	2	
	REFERENCES CITED BY A sheets if necessary)	PPLICANT	APPLICANT De diese et al		j 8		
(000 30101 41 3	mees y necessary)		APR 1 5 2002 Cesse Pedigo, et al.		GROUC .	0/2	
			12/20/01	<u> </u>	1732	100	
U.S. PATEN	T DOCUMENTS					O).	
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
80	4,945,313	07/31/90	Synchronous Demodulator Having Automatically Tuned Band-Pass Filter	329	349	06/05/89	
	5,117,069	05/26/92	Circuit Board Fabrication	174	261	09/28/90	
	5,277,854	01/11/94	Methods and Apparatus for Making Grids from Fibers	264	86	06/06/91	
	5,332,439	07/26/94	Screen Printing Apparatus for Filling Through-Holes in Circuit Board with Paste	118	213	08/18/92	
	5,456,004	10/10/95	Anisotropic Interconnect Methodology for Cost Effective Manufacture of High Density Printed Circuit Boards	29	852	01/04/94	
	5,471,091	11/28/95	Techniques for Via Formation and Filling	257	752	08/26/91	
	5,532,516	07/02/96	Techniques for Via Formation and Filling	257	752	03/28/95	
	5,610,103	03/11/97	Ultrasonic Wave Assisted Contact Hole Filling	437	225	12/12/95	
	5,707,575	01/13/98	Method for Filling Vias in Ceramic Substrates with Composite Metallic Paste	264	104	07/28/94	
	6,015,520	01/18/00	Method for Filling Holes in Printed Wiring Boards	264	104	05/15/97	
	6,149,857	11/21/00	Method of Making Films and Coatings Having Anisotropic Conductive Pathways Therein	264	429	12/22/98	
*	6,184,133	02/06/01	Method of Forming an Assembly Board with Insulator Filled Through Holes	438	667	02/18/00	
BO	6,261,501	07/17/01	Resin Sealing Method for a Semiconductor Device	264	272.15	01/22/99	
FOREIGN PA	ATENT DOCUMENTS					,	
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES NO	
OTHER REF	ERENCES (Including Author, Title	Date, Pertinent F	Pages, Etc.)				
EXAMINER	al Down		DATE CONSIDERED,				

				ATTY, BOCKET NO. SERIAL NO.						
				100665.0053U	1					
	FERENCES CITED BY A	PPLICANT		APPLICANT			<u> </u>			
(Use several si	heets i necessary)		Jesse Pedigo, et al.							
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		FLING DATE			GROUP				
	PATE TO SO		January 3, 2002			1732				
	DOCUMENTS OF THE PROPERTY OF T									
U.S. PATENT	DOCUMENTS									
*EXAMINER INITIAL	DOCUMENT NUMBER	CATE		NAME		CLASS	SUBCLASS	FILIN F APP	NG DATE ROPRIATE	
Ac	5,133,120	07/28/92	Kawakami, et al.			29	852	03/15	5/91	
do	5,274,916	01/04/94	Kawabata, et al.			29	848	12/17	7/92	
B	5,753,976	05/19/98	Harvey			257	774	06/14	4/96	
OREIGN PAT	TENT DOCUMENTS							,		
	OOCUMENT NUMBER	DATE		COUNTRY		CLASS	SUBCLASS	TRANSLATION		
						CLASS	SUBLEMBL	YES	NO	
A	WO 00/13474					_	_			
OTHER REFE	RENCES (Including Author, Title	э, Date, Pertinen	t Pages, Etc.)							
EXAMINER	000		DATE	CONSIDERED	3/200	,4				
EVALUED. I		L - 4h 4 - '4 -								
	nitial if reference considered, whence and not considered. Include					agn citatio	on it not			

RECEIVED
"III 27 "19":
TC 17'90 SIAIL NOOM GREEN

SERIAL NO. ATTY, DOCKET NO.

APPLICANT

100665.0053US2

10/040,118

LIST OF REFERENCES CITED BY APPLICATION

(Use several sheets if necessary)

Jesse Pedigo, et al. FILING DATE

APR 1 012002 01/03/02

U.S. PATENT DOCUMENTS

*EXAMINER	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILEVO DATE IF APPROPRIATE
RO	3,601,523	08/24/71	Through Hole Connectors	174	68.5	06/19/70
	4,106,187	08/15/78	Curved Rigid Printed Circuit Boards	29	625	01/16/76
	4,283,243	08/11/81	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	156	237	03/20/80
	4,360,570	11/23/82	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	428	596	06/15/81
0	4,622,239	11/11/86	Method and Apparatus for Dispensing Viscous Materials	427	96	02/18/86
	4,700,474	10/20/87	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards	29	846	11/26/86
	4,777,721	10/18/88	Apparatus and Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,783,247	11/8/88	Method and Manufacture for Electrically Insulating Base Material Used in Plated-Through Printed Circuit Panels	204	181.1	05/15/86
	4,884,337	12/05/89	Method for Temporarily Sealing Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,964,948	10/23/90	Printed Circuit Board Through Hole Technique	156	659	11/13/89
	4,995,941	02/26/91	Method of Manufacture Interconnect Device	156	630	05/15/89
	5,053,921	10/01/91	Multilayer Interconnect Device and Method of Manufacture Thereof	361	386	10/23/90
	5,058,265	10/22/91	Method for Packaging a Board of Electronic Components	29	852	09/10/90
	5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board	425	110	03/22/91
	5,220,723	06/22/93	Process for Preparing Multi-Layer Printed Wiring Board	29	830	11/04/91
	5,451,,721	09/19/95	Multilayer Printed Circuit Board and Method for Fabricating Same	174	261	09/24/91
	5,540,779	07/30/96	Apparatus for Manufacture of Multi-Layer Ceramic Interconnect Structures	118	692	03/01/95
	5,766,670	06/16/98	Via Fill Compositions for Direct Attach of Devices and Methods for Applying Same	427	8	11/17/93
ATO	5,578,151	11/26/96	Manufacture of A Multi-Layer Interconnect Structure	156	64	03/01/95

XAMINER	() () TA	· · ·	DATE CONSIDERED 3/20	<u></u>		
				-		
THER REF	ERENCES (Including Author, Title	le, Date, Pertinent	Pages, Etc.)		J	· · ·
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES . NO
	ATENT DOCUMENTS			<u></u>		1
₹ (Y)	5,824,155	10/20/98	Method and Apparatus for Dispensing Viscous Material	118	410	11/08/95
5,822,856		10/20/98	Manufacturing Circuit Boards Assemblies Having Filled Vias	29	832	06/28/96
	5,761,803	06/09/98	Method of Forming Plugs in Vias of A Circuit Board by Utilizing a Porous Membrane	29	852	06/26/96
	5,753,976	05/19/98	Multi-Layer Circuit Having a Via Matrix Interlayer Connection	257	774	06/14/96
	5,744,285	04/28/98	Composition and Process for Filling Vias	430 318	07/18/96	
	5,744,171	04/28/98	System for Fabricating Conductive Epoxy Grid Array Semiconductor Packages	425	110	05/12/97
	5,699,613	12/23/97	Fine Dimension Stacked Vias for a Multiple Layer Circuit Board Structure	29	852	09/25/95
MACENA	5,662,987	09/02/97	Multilayer Printed Wiring Board and Method of Making Same	428	209	QQ
300	5,637,834	06/10/97	Multilayer Circuit Substrate and Method for Forming Same	174	264	2002s
0 8 2007	5,591,353	Mount Printed Wire Boards with Copper Plated Through Holes by the Chemical Planarization Method	216	REC	ETVE	

PEMP-37651.1

				ATTY. DOCKET NO.	5	ERIAL NO.		
100665.0053US2					_ 1	10/040,118		
LIST OF RE	FERENCES CITED BY AP	PLICATE		APPLICANT	FII	/N.		
(Use several sh	eets if necessary)		(5)	Jesse Pedigo, et al. FILING DATE	0 - 10	GROOP D		
		APR 0 8 201	&)	100665.0053US2 APPLICANT Jesse Pedigo, et al. FILING DATE 12/20/01	2002	732		
U.S. PATENT	DOCUMENTS	TATE TRADEN	RATES .		7U Q) 		
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING I	DATE PRIATE
AO	5,851,344	12/22/98		ssisted Contact Hole Filling	156	379.6	12/22/9	8
	5,906,042 O5/25/99 Method and Structure to Interconnect Traces of Two Conductive Layers in a Printed Circuit Board		29	852	10/04/9)5		
	5,925,414	07/20/99	Nozzle and Method into High Aspect R	for Extruding Conductive Paste atio Openings	427	282	07/20/9	99
	5,994,779	11/30/99	Semiconductor Fab Metallization Techn	rication Employing a Spacer nique	257	773	05/02/9	97
	6,000,129	12/14/99		acturing a Circuit with Filled Holes	29	852	03/12/9	98
	6,009,620	01/04/00	Filled Holes	a Printed Circuit Board Having	29	852	07/15/9	98
	6,079,100	06/27/00	Method of Making a Printed Circuit Board Having Filled Holes and Fill Member for Use Therewith		29	852	05/12/	98
	6,090,474	07/18/00	Flowable Compositions and Use in Filling Vias and Plated Through-Holes		428	209	07/18/	00
	6,106,891	08/22/00	Via Fill Compositions for Direct Attach of Devices and Method for Applying Same		427	97	12/18/	98
	6,138,350	10/31/00	Process for Manufa Holes	acturing a Circuit Board with Filled	29	852	02/25/	98
	6,153,508	11/28/00	-	t Having a Via Matrix Interlayer ethod for Fabricating the Same	438	622	02/19/	98
	6,276,055	08/21/01	Method and Appar Circuit Board Laye	ratus for Forming Plugs in Vias of a	29	852	09/24/	98
	6,281,448	08/28/01	Printed Circuit Bo	ard and Electronic Components	174	260	08/10/	99
A)	6,282,782	09/04/01	Forming Plugs in Subassemblies	Vias of Circuit Board Layers and	29	852	09/02/	/99
	ATENT DOCUMENTS		_		-		,	
BD	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLA' VES	NON NO
	EP 0 194 247 A2	_						
	EP 0 713 358 A2				-			
	EP 0 723 388 A1		_					
	GB 2 120 017 A	2 N	, %					
130	GB 2 341 347 A				-			

							•	
A)	GB 2 246 912 A				-,	_		
A E ACLÉ	JP 04239193				_	_		
PLY 0 8 July	JP 05275819				_	_		
WI & THANKE	JP 53-10487			RECE APR 0 9 2	ĪVE	Ń		
	JP 54-139065			APR 0 9	002	<u> </u>		
	JP 62-277794			TC 17	n n	_		
	JP 62-287696			7 4	90	_		
	JP 03004595					_		
	JP 04186792					_		
	JP 07176871							
	JP 08172265				-	_		
	JP 08191184					_	-	
	JP 09321399				_			
	JP 09083135				_	_		
	JP 10065339				_	_		-
	JP 10256687				-	_		•••
	JP 11054909				-	_	İ	
	JP 1173696				-	-		
	JP 1236694				-	_		
	JP 58011172				-	~		
	FR 2 684 836		2		-	_		
•	FR 2 714 567				-	_		
AD:	WO 86/06243				-	-		
OTHER REF	FERENCES (Including Author, Title,	, Date, Pertinent Pages, Etc.)			· · · ·	<u> </u>		
AO	Via Etching Process, Februa	ary 1972						
BO	Multilayer Printed Circuit B							
60	Process for Forming Copper	r Clad Vias, August 1989			······			
EXAMINER	00-		DATE CONSIDERED	3/201	. , !			
	ment			400	\mathcal{Y}			